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Abstract—For reliability predictions, gallium nitride
transistors require accurate estimations of the peak operating
temperatures within the device. This paper presents a
new application of thermoreflectance-based temperature
measurements performed on a gallium nitride high electron
mobility transistor. The submicron spatial and nanosecond
temporal resolutions of the measurement system enables for the
first time, the dynamic temperature measurement of a transistor
operating up to 5 MHz. The GaN transistor is first biased in
class-A and excited with a 1 MHz AC signal to demonstrate
the dynamic temperature measurement. The transistor is then
incorporated in a 20–40 V DC/DC boost converter to measure
the dynamic temperature distributions across the semiconductor
die operating under real loading conditions at 1 and 5 MHz
switching frequencies. This technique captures the temperature
variations that occur during the switching of the transistor and
the recorded peak temperatures are 7.4 C higher compared
with conventional measurement and simulation approaches.
Index Terms—Thermoreflectance measurement, boost con-
verter, gallium nitride, power transistor.
I. INTRODUCTION
AS the development of silicon (Si)-based electronicsapproaches its theoretical performance limits, wide
bandgap (WBG) semiconductor devices, such as gallium ni-
tride (GaN) high electron mobility transistors (HEMT), are
promising candidates for high-frequency and high-efficiency
power electronics. GaN based switching devices enable faster
switching transients with lower power losses and can operate
at higher temperatures, due to their superior physical proper-
ties namely their high electron mobility, low on-state resis-
tance, RDS(on), high breakdown voltage, and low input and
output capacitances [1]. Enabling higher switching frequency
is desired in an effort to reduce the power converter size.
However, the increase in the switching frequency for GaN-
based transistors can influence trapping and this can lead to
degradation in the converter efficiency [2]–[4]. Several re-
search groups have recently presented high power GaN based
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DC/DC converters reaching efficiencies higher than 95% at
MHz switching frequencies [5], [6]. The impact of increasing
the switching frequency on the converter efficiency is shown
in [7], where a GaN HEMT boost converter was tested between
switching frequencies of 500 kHz to 2 MHz with a corre-
sponding conversion efficiency decrease from 98.2% to 96.6%.
In [8], the same efficiency degradation is shown on a GaN
double heterostructure field effect transistor (DHFET) boost
converter, which was tested between switching frequencies of
512 kHz and 845 kHz with a corresponding efficiency decrease
from 96.1% to 93.9%.
The reliability of Si power transistors is well established
and there are many standardised tests that accurately estimate
device lifetime and determine failure rates. GaN based
devices have not reached full maturity and the long-term
reliability standards of GaN HEMTs in power switching
applications are still being developed. Companies such as
Transphorm are utilising the standard Joint Electron Device
Engineering Council (JEDEC) qualification testing to ensure
the long term reliability of its GaN products aimed for power
applications [9]. Texas Instruments is also following a similar
approach to adapt the standard Si JEDEC testing methodology
to GaN HEMTs, used in hard-switched power converters [10].
Multiple research groups are focusing on developing the
reliability requirements for GaN HEMTs used in automotive
applications and high voltage applications [11], [12].
The degradation processes for power devices are accelerated
by increased temperatures, according to the Arrhenius law.
The acceleration factor (AF), expressed in (1), determines
the device lifetime projections and calculates the time
acceleration value, that results from operating a device at an
elevated temperature. By definition, the AF is the device time
to failure at low temperature divided by the time to failure at
higher temperature [13],
AF = exp
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where T1 is the device low operating temperature, T2 is
the device higher operating temperature, Ea is activation
energy (eV) and K is Boltzmann’s constant. The accuracy
of the measured operating temperature directly impacts these
estimates. Present measurement techniques are not sufficiently
accurate to capture the self-heating swings experienced by the
transistor, due to their poor spatial and temporal resolutions,
capturing average temperature over a wide area despite the
transistor going through a periodic temperature variation dur-
ing the switching of the device.
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The power losses within a transistor occur due to the
dynamic overlap of the current and voltage waveforms [14].
This overlap creates dynamic self-heating that is difficult to
measure, as it occurs at nano-second time scales for devices
operating in the MHz frequency range. In order to measure
the dynamic temperature, the temporal resolution of the mea-
surement system must be sufficiently fast to capture multiple
temperature points within a single period. Additionally, ther-
mal measurements are usually performed at the surface of the
device and therefore the combined thermal response of the
materials situated between the junction and the surface of the
device has to be sufficiently fast to allow the temperature to
reach its peak and cool down within a single period. The mea-
surement of the dynamic temperature variations during opera-
tion, allows for more accurate peak temperature readings [15].
The most common measurement techniques used to measure
the transistor temperature are classified as thermo-sensitive
electrical parameters (TSEP), physical, and optical methods.
Unfortunately, the majority of these measurement techniques
cannot provide the required resolution and are unable to
measure over a large area to capture the dynamic temperature
swings across the entire transistor die. TSEP only provides the
average temperature over the entire die and the measurement
technique is limited to 100 µs temporal resolution [16].
Physical methods such as thermocouples and thermistors
require direct contact, which may alter the device performance
and are limited by the thermal response of the probe. Infrared
microscopy technique is limited to 3 µm to 5 µm spatial
resolution and can achieve approximately 1 µs minimum time
resolution [17]. Finally, Raman spectroscopy has submicron
spatial and nanosecond temporal resolutions but lacks the
ability to capture measurements over the full transistor [18].
Thermoreflectace thermography is an optical and
noninvasive thermal measurement technique that can achieve
nanosecond time and submicron spatial resolutions. By using
different illumination wavelengths, the technique can directly
measure the temperature of the gate, drain and source metals
or of the channel area situated at the GaN/AlGaN interface of
the HEMT [19]. The measurement technique can also capture
large areas that enables the measurement of temperature
distributions across entire transistor die.
This paper presents a unique application of the thermore-
flectance measurement technique, where the dynamic peak
temperature across a GaN HEMT operating in a high fre-
quency DC/DC boost converter is measured. The dynamic
measurement methodology allows obtaining the instantaneous
temperature waveform experienced by the GaN HEMT during
the switching transients, since the measurement time steps are
much smaller than the switching times. The measurement is
performed with a spatial resolution of 405 µm at 50-ns tempo-
ral resolution and the transistor used in the converter is a 25-W
Cree GaN HEMT shown in Fig. 1. Depending on the frequency
of the switching and the thermal profile of the device, the
instantaneous temperature can be much higher than the average
temperature over the full switching cycle, same as how the
average power is lower than the instantaneous power. Thus, the
dynamic measurement methodology can capture more accurate
temperature profiles, directly impacting the design of reliable
Fig. 1. Photograph of a 25-W 20-finger Cree GaN HEMT die. The cutline
indicates the position where the thermal profile is measured using the
thermoreflectance system.
GaN HEMTs used in the power converter systems.
II. MEASUREMENT METHODOLOGY
A. Methodology
Thermoreflectance spectroscopy has been widely used
since the 1960s to study the band structures and the dielectric
response function of semiconductors [20]. Only recently,
has thermoreflectance thermography been used to measure
temperature within transistors. The thermoreflectance imaging
technique measures the fractional change in the surface
reflectance,  R, caused by temperature change,  T , within
the sample. A first order relationship between the normalised
change in optical reflectance ( R/R0) and the change in
temperature is expressed in (2),
 R
R0
=
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where R0 is the intensity of light reflected from the sample
surface at a given temperature T0 and Ctr is the thermore-
flectance coefficient. The thermoreflectance coefficient, which
is material and wavelength dependent, is obtained during a
calibration process where the sample is externally heated to
two temperatures by using a thermoelectric (TE) heating stage.
A charged coupled device (CCD) camera measures the change
in reflectance caused by the induced temperature difference.
By obtaining the reflectance change and the temperature dif-
ference, the Ctr is determined using (2). A wavelength sweep
is required to determine the maximum Ctr of a material, which
improves the temperature resolution of the measurement. Since
the thermoreflectance coefficient is small (10 6 to 10 4 K 1)
a lock-in technique is employed to extract the small magnitude
of the Ctr from the background noise.
In Fig. 2, the measurement configuration of the
thermoreflectance based imaging technique is presented. The
transistor is placed under a microscope with normal incident
illumination provided by a narrowband source, typically a
light emitting diode (LED) or a laser. An electrical excitation
pulse is applied to the transistor, which induces a change
in temperature and corresponding change in reflectance. An
image of the reflectance change over the device surface is then
recorded by the CCD camera attached to the microscope. This
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Fig. 2. Schematic diagram of the thermoreflectance measurement configura-
tion that includes the CCD detector, illumination source, microscope objective,
and the temperature controlled stage.
image is converted to temperature by scaling each pixel in
the image by its corresponding thermoreflectance coefficient
extracted from calibration. The illumination wavelengths
used are in the visible spectrum, and therefore the diffraction
limited spatial resolution is approximately 0.3 µm. To obtain
a temperature resolution of 0.1 C, averaging over multiple
excitation cycles is required [21]. By employing a box-car
averaging scheme where the LED pulses are synchronized
to the CCD camera shutter and device excitation pulses,
transient temperature measurements are enabled [22].
Temporal resolutions of 50 ns [22], and 800 ps [23] are
possible depending on the choice of the illuminating source.
B. Measurement Configuration
The measurement configuration used to measure the
dynamic temperature variations is shown in Fig. 3.
The configuration is composed of a Micorsanj NT220B
thermoreflectance system, a Tecktronix signal generator,
a Keysight N6705BDC power supply, and a 100-MHz
bandwidth Keysight InfiniiVision digital oscilloscope.
To extract the Ctr and measure the temperature of the
GaN material the ceramic lid of the transistor needs to be
removed to expose the channel regions to the system’s CCD
camera. The calibration was performed by placing the GaN
transistor on the thermal chuck and measuring the reflectance
change, while the temperature varied between 20 and 120 C.
Both the calibration and temperature measurement are
performed with a 365-nm LED wavelength, which yields
the maximum reflectance change for the GaN material [24].
The Abbe diffraction limited spatial resolution of the thermal
measurements performed with this wavelength is 405 µm.
The signal generator is used to apply a pulsed AC signal
to the transistor gate terminal, the DC power supply controls
the the DC gate and drain biases, and the digital oscilloscope
measures the output AC drain voltage. The drain current is
measured, with the digital oscilloscope, across a current sense
resistor soldered on the drain terminal. The instantaneous
drain power loss can be computed by multiplying the
measured drain current and voltage waveforms.
Fig. 3. Photograph of the thermoreflectance measurement set-up used to
extract the dynamic temperature variations of the GaN transistor.
Fig. 4. Electrothermal simulation loop composed of the dissipated power
calculated by the circuit-simulator, which is read by the thermal solver to
compute the temperatures for each power source.
III. DEVICE MODEL DESCRIPTION
The simulation of the transistor is performed using a
3-D electrothermal analysis program, ADS Electro-Thermal,
which uses an electrical circuit-simulator and a finite element
method (FEM) based thermal solver. The circuit-simulator
computes the power dissipated by each transistor finger,
which is read into the thermal simulation to compute the
temperature. The temperatures are sent back into the circuit-
simulator to complete an electrothermal simulation loop
iteration, as shown in Fig. 4, which continues until the both
temperature and power are mutually consistent.
The non-linear electrical compact model of the CGH40025F
packaged Cree GaN HEMT is used to generate the time de-
pendent power dissipation of the device. The effect of the par-
asitics of the package and bondwires are ignored as they have
negligible influence at these switching frequencies. The elec-
trical model computes the total dissipated power of the device
which is then scaled down to 1/20 to represent the power losses
of a single transistor finger. In this way each finger is individu-
ally simulated, which allows for the extraction of the junction
temperature associated with their respective dissipated power.
During thermal simulations, the GaN HEMT had the bottom
of the semiconductor substrate attached to a heat sink, where
the temperature is kept at a constant level, while all the other
surfaces are set to adiabatic boundaries. The power sources
for all 20 fingers are defined between the GaN/AlGaN layer
interface and along the length of the gate fingers, in the active
region of each transistor finger [25]. It is assumed that the
heat dissipation is uniformly distributed over the power source
area. The thermal properties of the various device materials
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Fig. 5. Structural diagram of the device layers used in the simulation software.
For clarity, the device is drawn without the field plate.
that form the semiconductor die, such as thermal conductivity,
density and volumetric heat capacity were taken from [26].
The geometry and dimensions of the device structure is shown
in Fig. 5. The top surface dimensions of the die were measured
with Keyence VHX-5000 digital microscope, which were
used to create the surface layout of the die for simulation.
IV. THERMAL MEASUREMENTS
In this section, the transistor is initially biased to perform
steady-state DC thermoreflectance measurements to showcase
the spatial accuracy of the system. Afterwards, the transistor
is biased in class-A, under DC, and then AC excitation to
demonstrate the dynamic temperature measurement technique
and its comparison with thermal simulations. In Section V,
we proceed to use this technique to capture for the first time
the dynamic temperature variations of a HEMT operating in
a DC/DC converter.
A. DC Measurements
The thermoreflectance measurements are performed across
the surface of a commercially available 25-W CGH40025F
Cree GaN HEMT. The gate threshold voltage of this device
is -3.8 V, the maximum drain current is 6 A at VGS = 2 V,
and the drain-source breakdown voltage is 120 V.
The GaN transistor was positioned in a microstrip test-
fixture with two 50-⌦ transmission lines, shown in Fig. 6. The
fixture and two bias-tees were used to bias the transistor to
VDS = 28 V, IDQ = 200 mA. The ceramic lid of the package
was removed, as shown in Fig. 1, to expose the die surface
to the CCD camera and enable the temperature measurement
of the GaN channel areas. The temperature distribution was
measured after the device has reached thermal stead-state.
The temperature was measured at 20-times magnification
and the extracted thermal image is shown in Fig. 7(a). This
magnification enables the temperature measurement of the
entire die while allowing a sub-micron spatial resolution that
allows for accurate readings of each exposed GaN channel
region, as shown in the inset of Fig. 7(a). The temperature
values for each transistor finger were averaged across the gate
width and extracted along the thermal profile cutline, shown in
Fig. 1, and plotted in Fig. 7(b). The measured thermal profile
has the expected inverse-U shape, with the middle fingers
hotter that the outer fingers and a peak temperature of 49 C.
Fig. 6. Photograph of the package Cree GaN transistor with its ceramic lid
removed in a 50- ⌦ test fixture used for DC temperature measurements.
Fig. 7. (a) Thermal image of the transistor’s die obtained during DC operation,
and (b) temperature distribution results measured along the thermal profile cut
line, shown in Fig. 1.
B. Temperature Variations due to AC Heating
During the DC operation of the transistor, the losses are con-
stant, resulting in a static operating temperature. When an AC
excitation is also present, the power losses vary in time which
results in a time dependent temperature change. To demon-
strate a measurement of the dynamic temperature variations,
the transistor was biased in class-A and excited using a pulsed
AC signal. The signal is pulsed because the thermoreflectance
measurement system requires a differential measurement to ex-
tract temperatures, meaning a thermal ”reference image” is ob-
tained during the DC operation and an ”ON image” is obtained
during the DC+AC operation of the device. These operational
states are shown in Fig. 8. The maximum theoretical drain
efficiency, under ideal conditions, of class-A operation is 50%.
The transistor operating in class-A is more efficient during
the DC+AC operation compared to just the DC operation. The
drain current and voltage waveforms, power dissipation and
dynamic temperature variation of an ideal class-A operation
of a transistor are illustrated in Fig. 8. Since the power losses
during the DC operation are higher than the losses during
the DC+AC operation of the device, the measured dynamic
temperature during the DC+AC operation is expected to
have a negative variation with respect to the temperature
obtained during the DC operation of the device. The DC bias
conditions of the GaN HEMT were set to 20 V and -2.6 V on
the drain and gate respectively. A 300-µs, 10% duty cycle AC
pulse of 0.7-Vpp amplitude was used to excite the transistor
at 1 MHz. The temporal resolution of the NT220B system
was set to 50 ns, allowing 20 sampling points per period. The
temperature results were extracted along the thermal profile
cut line shown in Fig. 1.
The measured drain IV waveforms and power dissipation
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Fig. 8. Illustration of the drain current and voltage waveforms, power
dissipation and instantaneous temperature of a transistor operating in class-A
transistor operation. During the thermoreflectance measurements the transistor
AC excitation is pulsed while the DC is constantly applied.
of the transistor are shown in Fig. 9(a). As all of transistor
fingers have similar thermal response, the measured dynamic
temperature variation of a single transistor finger captured
approximately 298 µs after the device is excited, is shown
in Fig. 9(b). As expected the measured dynamic temperature
variation closely follows the power dissipation curve and
ranges between 49 C and 38.5 C.
Electrothermal simulations of the GaN HEMT operating
in class-A were performed to compare with the measured
thermal results. The transient simulation time step was set
to 1-ns to provide a detailed time response of the simulated
temperature. To mimic the temperature acquisition of the
NT220B system, the simulation results were averaged over
50 points, replicating the 50-ns temporal resolution used for
the measurement. A good agreement between the simulated
and measured temperature results is shown in Fig. 9(b).
V. DC/DC BOOST CONVERTER
A. Description and Theory
To demonstrate how the measurement technique is able to
capture the dynamic temperatures across transistors working
in power converters, the GaN HEMT is used as the switching
element of a 20–40 V DC/DC boost converter. The converter
achieves 89% efficiency, which is lower than previously
proposed designs but suits the purposes of this paper. The
converter was assembled on an FR4 1.5-mm double-sided
PCB, where the passive-components are surface-mounted. The
GaN HEMT is mounted on an aluminum baseplate providing
the ground and heatsink for the circuit. The circuit diagram
and photograph of the fabricated boost converter are shown in
Fig. 10. The transistor was controlled through a gate-source
voltage pulse swinging between pinch-off and open-channel
voltages. The duty cycle of the gate signal was set to 50%.
The boost converter circuit is composed of a 1-µF capacitor,
a 4.7-µH inductor with a 0.15-⌦ resistance and 3-A rated
current, a Schottky rectifier diode with 0.3-V forward voltage
and 0.14-⌦ resistance, and a 150-pF capacitor. The load is a
50-W, 50-⌦ resistor attached through an SMA connector.
Fig. 9. (a) Measured drain current, voltage and calculated power dissipation of
the GaN HEMT operating in class-A, (b) Measured and simulated temperature
variation of a single transistor finger operating in class-A measured with a
temporal resolution of 50 ns.
Fig. 10. Schematic diagram and photograph of the GaN DC/DC boost
converter. The converter includes an inductor, a diode, a capacitor and the
transistor. A DC source is used to provide the input voltage (Vin), a signal
generator the square wave VCLK, and the output power is dissipated into a
50-⌦ load resistor (RL).
B. Instantaneous Temperature Measurements
The circuit model of the DC/DC boost converter computes
the time-dependent drain voltage and current waveforms of the
transistor, from which the power loss is calculated. During the
thermoreflectance measurement of the device, the drain wave-
forms are measured with a digital oscilloscope to calculate the
device total power dissipation, which is compared to the elec-
trical simulation results at 1 MHz. A good agreement between
the simulated and measured waveforms is shown in Fig. 11(a).
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Temperature measurements and simulations were performed
across the GaN HEMT at both 1 and 5 MHz switching
frequencies. The operating conditions of the transistor were
set to VD= 20 V, ID= 1.64 A and VG= -3.8 V. During the
thermoreflectance measurements the drain voltage and the
gate DC bias are continuously applied, while the gate AC
signal is pulsed for 100 µs, at 10% duty cycle. Therefore,
the measurement system captures the thermal ”reference
image” during the DC operation of the transistor and the
”ON image” during the DC and pulsed AC operation. The
temperature difference between the two modes of operation
will be positive, as during the DC operation of the converter
the transistor is not conducting any current.
During the dynamic temperature measurements, the tem-
poral resolution of the NT220B system was set to 50 ns,
allowing 20 temperature sampling points per period at 1 MHz
and 4 sampling points at 5 MHz. Similarly to section IV, tran-
sient electrothermal simulations, for both frequencies, are per-
formed in time steps of 1 ns and then averaged over 50 points
to mimic the thermal measurement acquisition time. The mea-
sured and simulated dynamic temperature variations for one
switching period at 1 MHz switching frequency are shown in
Fig. 13. The 3-D graph shows a subtle increase in temperature
towards the middle transistor fingers compared to the outer fin-
gers, and a good agreement between the simulation and mea-
surement results is achieved. The dynamic temperature varia-
tion is the product of the combined effect between the conduc-
tion and switching losses. It can bee seen that withing a single
switching period of 1 µs, the measured dynamic temperature
reaches a peak of 38.3 C and cools down to the ambient tem-
perature. The transistor experiences this temperature variation
continuously during the operation of the DC/DC converter. The
temperature variation is directly related to the dissipated power
in the transistor, as shown in Fig. 11(a). Focusing on Fig. 11(a),
at 0.1 µs the ON switching power loss occurs resulting in a
rapid increase in the dynamic temperature. The temperature
does not have enough time to completely cool down before
the the conduction loss starts taking effect, which keeps the
temperature constant until the OFF switching loss occurs, at
0.6 µs, where the dynamic temperature starts cooling down to
the ambient temperature. Higher fidelity measurement of the
dynamic temperature variation can be achieved if the temporal
resolution of the measurement system can be further enhanced.
The dynamic temperature variations at 5 MHz are also
shown in Fig. 13(b). This is the maximum switching
frequency at which the NT220B system can perform dynamic
temperature variations measurements, although laser-based
thermoreflectance systems can measure the dynamic
temperature occurring at higher switching frequencies due to
the 800 ps temporal resolution. The temperature variations
are more frequent due to the increased frequency and the
peak temperature across the device was measured to be
32.8 C. The peak temperature measured at 5 MHz is lower
at 1 MHZ, which seems counter intuitive as increasing the
switching frequency results in higher power losses. However,
the instantaneous switching losses at 5 MHz are lower than at
1 MHz. The average power losses, calculated by integrating
the instantaneous power over the switching period, are higher
Fig. 11. (a) Measured and simulated drain current and voltage waveforms at
the switching frequency of 1 MHz, (b) Calculated power dissipation from the
product of the measured drain current and voltage.
Fig. 12. Transient temperature FEM simulation and thermoreflectance mea-
surement results of a single GaN transistor finger extracted with 50-ns and
1-µs time resolutions.
at 5 MHz than at 1 MHz due to the much shorter period.
To demonstrate the benefits of using the dynamic
temperature measurement methodology, a comparison
between the peak temperatures results, recorded by
thermoreflectance measurements and FEM electro-thermal
simulations performed at 1-µs and 50-ns time resolutions
are shown in Fig 12. The 1-µs resolution was selected so
that the temperature acquisition time of the thermoreflectance
system is higher than multiple switching periods of the HEMT
operating at 5 MHz. For clarity, the 1-µs resolution means that
the temperature is averaged over the 1-µs. This has the effect
of smoothing out the temperature peaks due to switching and
results in a lower overall temperature. The measurement is
performed to 20 µs, where the temperature rise flattens, and
steady-state temperature is achieved. The 1-µs measurement
and simulation results fail to capture the temperature
transients during the switching cycle resulting in a lower peak
temperature measurement compared to the 50-ns results.
The ability to measure the dynamic temperature allows for
a more accurate assessment of the self-heating behaviour in
transistors. Conventional measurement techniques, such as IR
microscopy, can not capture the temperature variations due to
their high temporal resolutions relative to the MHz switching
frequencies employed in power converters. In the case of very
high power GaN transistors, the temperature variations will be
significantly higher than what is presented in this manuscript,
and therefore it will showcase a larger difference between
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Fig. 13. Measured and simulated dynamic temperature variation distribution results across the GaN transistor die operating at (a) 1 MHz and (b) 5 MHz.
peak temperatures recorded by conventional measurements
versus the dynamic temperature measurement. The direct
measurement of the temperature variations of GaN HEMTs
operating at MHz frequencies is, to our knowledge, for the first
time captured and subsequently can be used for more accurate
reliability estimations of GaN transistors. Additionally, the
capability of capturing the dynamic temperature across the
entire transistor die can be used to assess the performance
of each individual finger, enabling direct visualisation of
their performance. This information can then be used during
the design the semiconductor and its layout to improve the
electro-thermal behaviour of the transistor.
VI. CONCLUSION
A thermoreflectance based system was used to capture
the dynamic temperature variations across a GaN HEMT
biased under various operating conditions and MHz switching
frequencies. The measurement results are compared with
electrothermal simulations performed to verify the accuracy
of the measurement methodology. First, the device was biased
in class-A, to show how the dynamic temperature variations
are measured with the thermoreflectance system. The GaN
HEMT is then incorporated in a 20-40 V boost converter to
measure, for the first time, the dynamic temperature variations
that occur during the switching of the transistor at 1 and
5 MHz. The measurement methodology captures a more
accurate representation of the thermal behavior of transistors
working in DC/DC converters. This methodology can be
used to easily identify inefficient areas of the transistor by
comparing the dynamic temperature behavior between fingers,
provided that the measurement system can capture a wide
area of the chip. Furthermore, the knowledge of the dynamic
temperature swings can further enhance reliability estimations
associated with temperature-based failure mechanisms.
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